

## SPECIFICATION

TO ALL WHOM IT MAY CONCERN:

BE IT KNOWN THAT WE, HIDEKI AGARI, a citizen of Japan residing at Osaka, Japan and KOHJI YOSHII, a citizen of Japan residing at Hyogo, Japan have invented certain new and useful improvements in

POWER SUPPLY IC HAVING SWITCHING REGULATOR AND SERIES  
REGULATOR

of which the following is a specification:-

## **BACKGROUND OF THE INVENTION**

### 1. Field of the Invention

The present invention generally relates to a power supply IC having a plurality of power supply  
5 circuits, and particularly relates to a power supply IC having a series regulator for supplying power to high-frequency circuits and a switching regulator. The invention also relates to a communication apparatus in which such a power supply IC is  
10 employed.

### 2. Description of the Related Art

The operating voltage of logic circuits such as CPUs and DSPs has dropped, from 2.5 V to 1.8 V or to 1.5 V, for example, in line with the  
15 development of portable equipment that requires low power consumption. There is a continuing trend toward a lower operating voltage. For the purpose of supplying power to an IC that requires a low-voltage operation, a switching regulator is  
20 considered more suitable than a conventional series regulator due to its high efficiency. There is also a strong need for the miniaturization of portable equipment. An analog circuit including a power supply unit, which is conventionally provided as a  
25 separate chip, is now integrated into one chip to

achieve such miniaturization.

In communication apparatus such as cellular phones, however, a switching regulator that functions as a noise source needs to be provided as  
5 a separate chip, separate from a power supply unit of the RF circuit that suffers trouble if affected by high-frequency noise. There should be provided some distance between these chips on the printed circuit board, or a filter should be provided  
10 between the chips, as a counter measure against the noise.

In order to obviate the problems as described above, there is a need for a power supply IC in which a switching regulator generating high-  
15 frequency noise and a series regulator for RF circuits are provided on a single chip, and also a need for a communication apparatus in which such a power supply IC is employed.

20 **SUMMARY OF THE INVENTION**

It is a general object of the present invention to provide an integrated circuit and a communication apparatus that substantially obviate one or more problems caused by the limitations and  
25 disadvantages of the related art.

Features and advantages of the present invention will be presented in the description which follows, and in part will become apparent from the description and the accompanying drawings, or may be  
5 learned by practice of the invention according to the teachings provided in the description. Objects as well as other features and advantages of the present invention will be realized and attained by an integrated circuit and a communication apparatus  
10 particularly pointed out in the specification in such full, clear, concise, and exact terms as to enable a person having ordinary skill in the art to practice the invention.

To achieve these and other advantages in  
15 accordance with the purpose of the invention, the invention provides an integrated circuit for supplying power, including an IC chip having a rectangular shape and having a first edge and a second edge opposite the first edge, a switching  
20 regulator implemented on the IC chip and having a driver transistor whose ON time of switching is controlled to adjust an output voltage of the switching regulator, and a series regulator implemented on the IC chip, wherein the driver  
25 transistor of the switching regulator is positioned

near the first edge, and the series regulator is positioned near the second edge.

According to another aspect of the invention, the series regulator includes a driver transistor whose conductivity of an ON state is controlled to adjust an output voltage of the series regulator.

According to another aspect of the invention, the series regulator supplies power to a high-frequency circuit.

According to another aspect of the invention, the switching regulator and the series regulator receive a positive power supply voltage through respective different pads.

According to another aspect of the invention, the switching regulator and the series regulator receive a negative power supply voltage through respective different pads.

According to another aspect of the invention, the integrated circuit as described above further includes additional circuitry situated between the driver transistor of the switching regulator and the series regulator.

According to another aspect of the invention, the driver transistor of the switching

regulator and the series regulator are positioned near opposite corners of the IC chip.

According to another aspect of the invention, the driver transistor of the switching  
5 regulator and the series regulator are positioned near a diagonal line of the IC chip.

According to another aspect of the invention, the switching regulator functions as a DC-DC converter of a synchronous detection type.

10 According to another aspect of the invention, a communication apparatus includes an IC chip having a rectangular shape and having a first edge and a second edge opposite the first edge, a switching regulator implemented on the IC chip and  
15 having a driver transistor whose ON time of switching is controlled to adjust an output voltage of the switching regulator, a series regulator implemented on the IC chip, wherein the driver transistor of the switching regulator is positioned  
20 near the first edge, and the series regulator is positioned near the second edge, and a RF circuit unit including a transceiver for radio communication.

According to another aspect of the invention, the series regulator supplies power to  
25 the RF circuit.

According to another aspect of the invention, the switching regulator and the series regulator receive a positive power supply voltage through respective different pads.

5           According to another aspect of the invention, the switching regulator and the series regulator receive a negative power supply voltage through respective different pads.

          According to another aspect of the  
10 invention, the communication apparatus as described above further includes additional circuitry situated between the driver transistor of the switching regulator and the series regulator.

          According to another aspect of the  
15 invention, the driver transistor of the switching regulator and the series regulator are positioned near opposite corners of the IC chip.

          According to another aspect of the  
20 invention, the driver transistor of the switching regulator and the series regulator are positioned near a diagonal line of the IC chip.

          According to another aspect of the invention, the switching regulator functions as a DC-DC converter of a synchronous detection type.

25           In the integrated circuit for supplying

power as described above, the driver transistor of the switching regulator is situated near an edge of the IC chip, and the series regulator is situated near the opposite edge of the IC chip. This provision reduces an effect of the noise generated by the switching regulator on the series regulator, thereby allowing the switching regulator and the series regulator to be implemented on a single IC. Further, an effect of the noise generated by the switching regulator is reduced on the high-frequency circuit that receives power from the series regulator. This improves the reliability of the power supply integrated circuit.

In the communication apparatus as described above, the driver transistor of the switching regulator is situated near an edge of the IC chip, and the series regulator is situated near the opposite edge of the IC chip. This provision reduces an effect of the noise generated by the switching regulator on the series regulator, thereby reducing an effect on the signal processing of the high-frequency circuit that receives power from the series regulator, and also allowing the switching regulator and the series regulator to be implemented on a single IC. This helps to achieve the



miniaturization of the communication apparatus.

Other objects and further features of the present invention will be apparent from the following detailed description when read in conjunction with the accompanying drawings.

#### **BRIEF DESCRIPTION OF THE DRAWINGS**

Fig. 1 is a block diagram showing an example of a communication apparatus in which a power supply IC according to a first embodiment of the invention is used;

Fig. 2 is a block diagram showing an example of the construction of a power supply circuit unit shown in Fig. 1;

Fig. 3 is a circuit diagram showing an example of a switching regulator;

Fig. 4 is a circuit diagram showing an example of series regulators;

Fig. 5 is a schematic diagram showing a power supply IC that corresponds to the power supply circuit unit of Fig. 2;

Fig. 6 is a diagram showing the relationship between noise levels and the distance between a switching regulator oscillating at 800 kHz and series regulators;

Fig. 7 is a circuit diagram showing another example of the switching regulator;

Fig. 8 is a schematic diagram showing a power supply IC when the switching regulator of Fig. 7 is used;

Fig. 9 is a circuit diagram showing another example of the switching regulator; and

Fig. 10 is a schematic diagram showing a power supply IC when the switching regulator of Fig. 9 is used.

#### **DESCRIPTION OF THE PREFERRED EMBODIMENTS**

In the following, embodiments of the present invention will be described with reference to the accompanying drawings.

Fig. 1 is a block diagram showing an example of a communication apparatus in which a power supply IC according to a first embodiment of the invention is used. In Fig. 1, a cellular phone is shown as an example of a communication apparatus.

In Fig. 1, a communication apparatus 1 includes a power supply circuit unit 2 having a plurality of power supply circuits, an audio circuit unit 3, a RF circuit unit 4 comprised of transceiver circuits and the like, a CPU logic circuit unit 5

for controlling the power supply circuit unit 2, the audio circuit unit 3, and the RF circuit unit 4, a display unit 6, an antenna 7, an operation unit 8 comprised of operation buttons, a speaker 9, a microphone 10, and a battery 11. The power supply circuit unit 2, the audio circuit unit 3, the RF circuit unit 4, and the CPU logic circuit unit 5 are molded on a single substrate, creating a single module 12.

10           The power supply circuit unit 2 generates a predetermined constant voltage from the power supplied from the battery 11, and supplies power to the audio circuit unit 3, the RF circuit unit 4, and the CPU logic circuit unit 5. The CPU logic circuit  
15   unit 5 responds to instruction from the operation unit 8 by controlling the operations of the power supply circuit unit 2, the audio circuit unit 3, the RF circuit unit 4, and the display unit 6. The RF circuit unit 4 transmits and receives signals  
20   through the antenna 7. The audio circuit unit 3 receives signals from the microphone 10, and outputs signals to the speaker 9.

Fig. 2 is a block diagram showing an example of the construction of the power supply circuit unit 2 shown in Fig. 1. Fig. 2 illustrates  
25

an example in which one switching regulator and three series regulators are provided. In Fig. 2, the power supply circuit unit 2 includes a switching regulator 21, series regulators SR1-SR3, a charge control circuit 22 for controlling the charging of the battery 11, and an SIM card interface circuit 23 for providing an interface between an SIM card 27 and the CPU logic circuit unit 5.

The power supply circuit unit 2 further includes a power-on logic circuit 24, which controls the operations of the switching regulator 21, the series regulators SR1-SR3, the charge control circuit 22, and the SIM card interface circuit 23 in response to a positive power supply voltage Vbat supplied from the battery 11. The power supply circuit unit 2 is integrated as a single IC, except for few components which cannot be integrated. This IC serves as a power supply IC.

The switching regulator 21, the series regulators SR1-SR3, and the SIM card interface circuit 23 receives power from the battery 11. The power-on logic circuit 24 monitors a positive power supply voltage Vbat of the battery 11. The charge control circuit 22 receives a DC voltage from an AC/DC adapter 28, and controls the charging of the

battery 11 using the DC voltage.

The power-on logic circuit 24 instructs the charge control circuit 22 to suppress the charging of the battery 11 if the positive power supply voltage Vbat of the battery 11 exceeds a predetermined level. The switching regulator 21 supplies power to the CPU logic circuit unit 5. The series regulators SR1 and SR2 supply power to the RF circuit unit 4. The series regulator SR3 supplies power to the audio circuit unit 3. The series regulators SR1 and SR2 are controlled by the CPU logic circuit unit 5 as to their enable status.

Fig. 3 is a circuit diagram showing an example of the switching regulator 21. Fig. 3 shows an example in which the switching regulator 21 is provided as a DC-DC converter of the synchronous detection type. The switching regulator 21 in Fig. 3 includes a P-channel-type MOS transistor (hereinafter referred to as a PMOS transistor) 31 serving as a driver transistor for switching, an N-channel-type MOS transistor (hereinafter referred to as an NMOS transistor) 32 serving as a driver transistor for switching, and a smoothing circuit unit 33 which smoothes the output of the PMOS transistor 31 and the NMOS transistor 32 for

outputting.

The switching regulator 21 further includes a reference voltage generating circuit unit 34 for generating and outputting a predetermined reference voltage  $V_r$ , a potential dividing circuit unit 35 for dividing a potential  $V_o$  output from the smoothing circuit unit 33 to generate and output a divided potential  $V_d$ , an error amplifier 36 for amplifying an error of the divided potential  $V_d$  with respect to the reference voltage  $V_r$  and for outputting the amplified error, and a control circuit unit 37 for the switching control of the PMOS transistor 31 and the NMOS transistor 32 in response to the output of the error amplifier 36.

A pad VIN is coupled to the positive power supply voltage  $V_{bat}$  of the battery 11, and a pad GNDP is coupled to a negative power supply voltage GND of the battery 11. Between the pad VIN and the pad GNDP, the PMOS transistor 31 and the NMOS transistor 32 are connected in series, with the gate of the PMOS transistor 31 and the gate of the NMOS transistor 32 being coupled to the control circuit unit 3, respectively. The junction of the PMOS transistor 31 and the NMOS transistor 32 is connected to a pad LX. Between the pad LX and the

negative power supply voltage GND, a coil L and a capacitor C are connected in series, together forming the smoothing circuit unit 33. The junction of the coil L and capacitor C serves as an output terminal of the switching regulator 21, outputting a predetermined voltage  $V_o$ .

The output voltage  $V_o$  is input into the potential dividing circuit unit 35 through a pad OUT for potential division by the potential dividing circuit unit 35. The divided potential  $V_d$  is supplied to one of the input ends of the error amplifier 36. The potential dividing circuit unit 35 includes a series connection of resistors R1 and R2. This series connection is situated between the pad OUT coupled to the output voltage  $V_o$  and a pad GNDA coupled to the negative power supply voltage GND. A junction of the resistors R1 and R2 is connected to one of the input ends of the error amplifier 36 for the provision of the divided potential  $V_d$ . The other input end of the error amplifier 36 receives the reference voltage  $V_r$ , and the output end of the error amplifier 36 is connected to the control circuit unit 37.

The output voltage  $V_o$  is divided by the potential dividing circuit unit 35, and the error

amplifier 36 amplifies a difference between the divided potential  $V_d$  and the reference voltage  $V_r$ . The control circuit unit 37 is equipped with an oscillator (not shown) for generating a saw-tooth pulse signal, for example, and a comparator (not shown). The comparator compares the output signal of the oscillator with the output signal of the error amplifier 36. The comparator controls the ON time of the PMOS transistor 31 and the NMOS transistor 32 in response to the comparison. In so doing, the control circuit unit 37 alternately switches on the PMOS transistor 31 and the NMOS transistor 32, without switching on both at the same time. The signal output from the junction of the PMOS transistor 31 and the NMOS transistor 32 is smoothed by the smoothing circuit unit 33 comprised of the coil  $L$  and the capacitor  $C$  for output as the output voltage  $V_o$ .

Fig. 4 is a circuit diagram showing an example of the series regulators  $SR_1$ - $SR_3$ . The series regulators  $SR_1$ - $SR_3$  all have the same circuit construction. In Fig. 4, a series regulator  $SR_m$  ( $m=1-3$ ) is taken as an example for the illustration purpose. The series regulator  $SR_m$  in Fig. 4 includes a reference voltage generating circuit unit



REm for generating and outputting a predetermined reference voltage Vrm, a potential dividing circuit unit DEm, an error amplifier AMPm, and a PMOS transistor Pm that serves as a driver transistor to  
5 provide a pad OUTm with an electric current responsive to a potential input into the gate from the error amplifier AMPm.

The PMOS transistor Pm is situated between a pad Vddm coupled to the positive power supply  
10 voltage Vbat and a pad OUTm. A drain voltage of the PMOS transistor Pm is provided as an output voltage Vom. Resistors RAm and RBm, which together constitute the potential dividing circuit unit DEm, are connected in series between the pad OUTm and a  
15 pad GNDS coupled to the negative power supply voltage GND. The divided potential Vdm is output from the junction of the resistors RAm and RBm, and is input into the inverted input of the error amplifier AMPm.

20 The non-inverted input of the error amplifier AMPm receives the reference voltage Vrm, and the output of the error amplifier AMPm is connected to the gate of the PMOS transistor Pm. Further, the error amplifier AMPm receives an enable  
25 signal SEM from the CPU logic circuit unit 5. When

the enable signal  $SEm$  is asserted, the error amplifier  $AMPm$  stops operation, so that the PMOS transistor  $Pm$  becomes non-conductive, thereby stopping the supply of the output voltage  $Vom$ .

5           The output voltage  $Vom$  is divided by the potential dividing circuit unit  $DEm$ . The error amplifier  $AMPm$  amplifies a difference between the divided potential  $Vdm$  and the reference voltage  $Vrm$ , and supplies its output to the gate of the PMOS  
10 transistor  $Pm$ . In this manner, the error amplifier  $AMPm$  controls the operation of the PMOS transistor  $Pm$  such as to keep the output voltage  $Vom$  at a desired voltage level.

Fig. 5 is a schematic diagram showing the  
15 power supply IC that corresponds to the power supply circuit unit 2 of Fig. 2. Fig. 5 illustrates an example of arrangement of the switching regulator 21 and the series regulators  $SR1$ - $SR3$  on an IC chip. A pad to which the enable signal  $SEm$  is supplied is  
20 omitted from illustration of Fig. 5. In Fig. 5, the PMOS transistor 31 (PMOSTr) and the NMOS transistor 32 (NMOSTr) of the switching regulator 21 are arranged near an edge 41 of a rectangular IC chip 40. The PMOS transistors  $P1$ - $P3$  of the respective series  
25 regulators  $SR1$ - $SR3$  are arranged near an edge 42

opposite the edge 41 of the IC chip 40. Moreover,  
the switching regulator 21 and the series regulators  
SR1-SR3 are situated near a diagonal line of the IC  
chip 40 (i.e., situated near the opposite corners of  
5 the IC chip 40).

Moreover, the reference voltage generating  
circuit unit 34, the potential dividing circuit unit  
35, the error amplifier 36, and the control circuit  
unit 37 of the switching regulator 21 are provided  
10 at the position of a controller 43 shown in Fig. 5,  
which is close to the PMOS transistor 31 and the  
NMOS transistor 32. Likewise, the reference voltage  
generating circuit units RE1-RE3, the potential  
dividing circuit units DE1-DE3, and the error  
15 amplifiers AMP1-AMP3 of the respective series  
regulators SR1-SR3 are provided at the position of  
respective controllers 44-46 shown in Fig. 5, which  
are close to the respective PMOS transistors P1-P3.

Other circuits of the power supply circuit  
20 unit 2, i.e., the charge control circuit 25, the SIM  
card interface circuit 26, and the power-on logic  
circuit 27, are arranged at a center portion 47 of  
the IC chip 40. The pads VDD, VIN, Vdd1-Vdd3, and  
VddC are coupled to the positive power supply  
25 voltage Vbat of the battery 11. The pads GNDP, GNDA,

GNDS, and GNDC are coupled to the negative power supply voltage GND of the battery 11. The coil L and the capacitor C of the smoothing circuit unit 33 are externally attached to the IC chip 40 through the pad LX.

Fig. 6 is a diagram showing the relationship between noise levels and the distance between the switching regulator oscillating at 800 kHz and the series regulators. As can be seen from Fig. 6, a distance of 1.5 mm between the switching regulator and the series regulators provides a 5% noise reduction compared to when the distance between the switching regulator and the series regulators is 0.2 mm. The size of the power supply IC shown in Fig. 5 is 3 mm on a side. As shown in Fig. 5, the driver transistor of the switching regulator 21 is arranged near the edge 41, and the driver transistors of the series regulators SR1-SR3 are arranged near the edge 42. With this provision, an effect of the noise generated by the switching regulator 21 on the series regulators SR1-SR3 is successfully reduced.

The above description has been provided with reference to an example in which a switching regulator functioning as a DC-DC converter of the

synchronous detection type is used. In Fig. 3, however, a diode 51 may be used as a flywheel diode in place of the NMOS transistor 32. In such a case, the switching regulator 21 of Fig. 3 has a construction as shown in Fig. 7. In Fig. 7, the same elements as those of Fig. 3 are referred to by the same numerals and symbols. A switching regulator based on the use of a flywheel diode is well known in the art, and a description thereof will be omitted.

When the switching regulator as shown in Fig. 7 is used, a schematic diagram of the power supply IC is changed from that of Fig. 5 to that of Fig. 8. In Fig. 8, the same elements as those of Fig. 5 are referred to by the same numerals and symbols, and a description thereof will be omitted. In what follows, differences will only be described. Fig. 8 differs from Fig. 5 in that the diode 51 serving as a flywheel diode is provided in place of the NMOS transistor 32. Other construction is the same, and a description thereof will be omitted.

Moreover, Fig. 3 and Fig. 7 are directed to a case in which a voltage-reduction-type switching regulator is employed. If a boosting-type switching regulator is used, the circuit

construction will be changed to that of Fig. 9. In Fig. 9, the same elements as those of Fig. 3 are referred to by the same numerals and symbols, and a description thereof will be omitted. In Fig. 9, the  
5 switching regulator 21 includes a NMOS transistor 61 serving as a switching transistor that switches in response to a control signal applied to the gate, a smoothing circuit unit 62 for smoothing the output signal of the NMOS transistor 61 for outputting of  
10 the smoothed signal, the reference voltage generating circuit unit 34, the potential dividing circuit unit 35, the error amplifier 36, and the control circuit unit 37 for the switching control of the NMOS transistor 61 in response to the output of  
15 the error amplifier 36.

The output voltage  $V_o$  is divided by the potential dividing circuit unit 35, and the error amplifier 36 amplifies a difference between the divided potential  $V_d$  and the reference voltage  $V_r$ .  
20 The control circuit unit 37 is equipped with an oscillator (not shown) for generating a saw-tooth pulse signal, for example, and a comparator (not shown). The comparator compares the output signal of the oscillator with the output signal of the  
25 error amplifier 36. The comparator controls the ON

time of the NMOS transistor 61 in response to the comparison. The signal output from the NMOS transistor 61 is smoothed by the smoothing circuit unit 62 comprised of a diode D2 serving as a rectifying diode, a coil L2, and a capacitor C2. The smoothed signal is output as the output voltage  $V_o$ .

When the switching regulator as shown in Fig. 9 is used, a schematic diagram of the power supply IC is changed from that of Fig. 5 to that of Fig. 10. In Fig. 10, the same elements as those of Fig. 5 are referred to by the same numerals and symbols, and a description thereof will be omitted. In what follows, differences will only be described. Fig. 10 differs from Fig. 5 in that the PMOS transistor 31 is removed, and that the NMOS transistor 32 is replaced by the NMOS transistor 61. Other construction is the same, and a description thereof will be omitted.

The above embodiment has been described with reference to a case in which one switching regulator and three series regulators are provided. The present invention is not limited to such a configuration, and is applicable to a case in which at least one switching regulator and at least one

series regulator are provided.

Further, the present invention is not limited to these embodiments, but various variations and modifications may be made without departing from  
5 the scope of the present invention.

The present application is based on Japanese priority application No. 2002-362149 filed on December 13, 2002, with the Japanese Patent Office, the entire contents of which are hereby  
10 incorporated by reference.